Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/US04/040368

International filing date: 01 December 2004 (01.12.2004)

Document type: Certified copy of priority document

Document details: Country/Office: US

Number: 60/527,041


Filing date: 03 December 2003 (03.12.2003)

Date of receipt at the International Bureau: 07 January 2005 (07.01.2005)

Remark: Priority document submitted or transmitted to the International Bureau in

compliance with Rule 17.1(a) or (b)





THE ARE TREATREST THE SECURIS SERVED CONTROL

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office

December 29, 2004

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE.

APPLICATION NUMBER: 60/527,041
FILING DATE: December 03, 2003
RELATED PCT APPLICATION NUMBER: PCT/US04/40368

Certified by

Son W. Salar

Jon W Dudas

Acting Under Secretary of Commerce for Intellectual Property and Acting Director of the U.S. Patent and Trademark Office



1266859

PTO/SB/16 (06-05)
Approved for use through 07/31/2003. OMB 0551-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PROVISIONAL APPLICATION FOR PATENT COVER SHEET This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53(c)

Express Mail Label No. EU 725 244 127 US INVENTOR(S) Given Name (first and middle [if any]) Family Name or Sumame Residence (City and either State or Foreign Country) YANG YANG LOS ANGELES, CALIFORNIA JUN HE LOS ANGELES, CALIFORNIA LIPING MA LOS ANGELES, CALIFORNIA Additional inventors are being named on the separately numbered sheets attached hereto TITLE OF THE INVENTION (500 characters max) THREE-TERMINAL ORGANIC MEMORY CELLS CORRESPONDENCE ADDRESS Direct all correspondence to: Customer Number OR David J. Oldenkamp, Esq. Flm or Shapiro & Dupont LLP Individual Name Suite 700 233 Wilshire Boulevard Santa Monica City California 90401 Country Telephone (310) 319-5411 (310) 319-5401 ENCLOSED APPLICATION PARTS (check all that apply) Specification Number of Pages 11 CD(s), Number Drawing(s) Number of Sheets Other (specify) return postcard Application Data Sheet. See 37 CFR 1.76 METHOD OF PAYMENT OF FILING FEES FOR THIS PROVISIONAL APPLICATION FOR PATENT \boxtimes FILING FEF Applicant claims small entity status. See 37 CFR 1.27. AMOUNT(\$) A check or money order is enclosed to cover the filing tees The Commissioner is hereby authorized to charge deficiency in filing 50-1811 \$80.00 fees or credit any overpayment to Deposit Account Number. Payment by credit card. Form PTO-2038 is attached. The invention was made by an agency of the United States Government or under a contract with an agency of the United States Government. Nç. Yes, the name of the U.S. Government agency and the Government contract number are: Respectfully submitted 2003

SIGNATURE TYPED or PRINTED NAME

REGISTRATION NO. 29,421 (if appropriate) 0180.0064 Docket Number

TELEPHONE

(310) 319-5411

USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT SEND TO: Mail Stop Provisional Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Certificate of Mailing on Reverse →

Three-Terminal Organic Memory Devices

Jun He, Liping Ma, and Yang Yang

Materials Science and Engineering
University of California, Los Angeles, CA 90095

Abstract

A novel high-performance organic electrical bistable device has been previously reported by our group, which has an Organic/Metal/Organic structure sandwiched between two aluminum electrodes.^{5,6} We also have reported that the middle layer is incorporated with metal nanoclusters separated by thin oxide layers and proposed a model to explain the electrical bistability.8 In this manuscript, we present results on the demonstration of a three-terminal organic memory device organic/metal:organic/organic triple layer sandwiched between two electrodes. The two electrodes and the wired-out middle layer are the three terminals of the device. When the applied voltage on the device is larger than a critical voltage, the device switches from a high impedance state (off state) to a low impedance state (on state) and remains in the on state until a negative voltage is applied. When the device is biased between the two electrodes, the voltage is observed between the middle layer and the electrodes. We found that although the device is symmetric, the potential drop of the device is asymmetric; most of the voltage biased on the device drops on the bottom organic layer, especially when the device is in the off state, and the potential drop across the top organic layer increases dramatically when the device switches from the off state to the on state. Consequently, the state (on/off) can be known from the potential drop across the top organic layer when the device is biased. We propose that the decreasing in conductivity of the organic layers, especially the bottom organic layer, is the main reason for this

phenomenon. Results from the cyclic write-read-erase-read test and stress test of three-terminal organic memory device are also shown.

Introduction

Devices with electrical bistability have been widely studied because they can be used as switches and memory elements, which are important for digital electrical instruments since they have two states of different conductivity. Reversible resistance switching process in inorganic thin film engendered strong interesting and much work has been done in this field. Recently, organic electrical switching and memory devices have attracted more attention¹⁻¹¹ because of the distinct advantages of organic materials, such as light weight, mechanical flexibility, etc.

We previously have reported the invention of novel organic bistable devices (OBDs) and their electrical switching and memory effect. Our devices consist of five thin films: organic/metal/organic triple layer sandwiched between two metal electrodes. When the voltage on the device is larger than a critical voltage, the device switches from a high impedance state (off state) to a low impedance state (on state) and remains in the on state until a negative voltage is applied. Recently, we used a metal and organic mixed layer by co-evaporation to replace the middle metal layer and found that the performance and yield of the devices improved. Although the devices work well, the mechanism of the OBDs is still not clear. In order to study the OBDs layer by layer, we wired out the middle layer to study the potential drop of the bottom and top organic layer when the OBD is biased. We found that although the device is symmetric, the potential drop of the device is asymmetric; most of the voltage biased on the device drops on the bottom

organic layer, especially when the device in the off state. Based on this phenomenon, three-terminal organic memory devices are created. A voltage is biased between the bottom and top electrode to operate the device, and at same time, the voltage between the top electrode and middle layer is observed to read the state (on/off) of the device. The change of the resistances of the top and bottom organic layer is discussed. Results from the cyclic write-read-erase-read test and stress test of the three-terminal organic memory device are also discussed.

Experiments

The process of device fabrication is similar with what we previously reported.^{5,6} The glass substrate is cleaned by a routine procedure. First, precleaned glass substrate is sonicated in the order of detergent, deionized water, acetone and isopropanol, and then baked in an oven at about 80°C to prepare for fabrication. Five layers of OBDs are deposited layer by layer by thermal evaporation at high vacuum (pressure of the evaporator is below 2.0 x 10⁻⁶ Torr) without breaking the vacuum. The organic compound and metal material we used are 2-amino-4,5- imidazoledicarbonitrile (AIDCN) and aluminum (Al) respectively. At first, a 650Å Al film was deposited on the cleaned glass substrate at a deposition rate of 3 Å/s for the bottom electrode, 400 Å of AIDCN film was deposited (0.5 Å/s) on it as the bottom organic layer, then 200 Å of Al and AIDCN mixed film was deposited by co-evaporation. The deposition rate of Al and AIDCN for the middle layer are 0.4 Å/s and 0.1 Å/s. Then another 450 Å AIDCN film (deposition rate: 0.5 Å/s) and 800 Å Al film (deposition rate: 2 Å/s) were deposited sequentially to form top organic and electrode layers. The cross-sectional area of the top and bottom electrodes is 0.4 mm², which is the size of OBDs mentioned in this paper. In

order to study the mechanism of OBDs and investigate the potential distribution of the device, we wired out the middle metal layer during device fabrication. When the mixed middle layer was deposited on the bottom AIDCN layer, it was also deposited on extra bottom electrodes for wiring it out and a strip of the mixed film was deposited on the glass substrate at the same time for study the mixed film itself.

The thickness of thermally evaporated organic and metal thin films are monitored by a quartz crystal calibrated with Dektak IIA. Current-voltage curves reported here were measured with a HP 4155B semiconductor parameter analyzer. The curves of the cyclic write-read-erase-read test and stress test were characterized by two Keithley 2400 Series Sourcemeters (one for biasing the voltage, another one for measuring the potential drop) controlled by a computer. All electrical measurements were done in ambient condition. The schematic diagram of an OBD with a mixed middle layer and the chemical structure of AIDCN are shown in Fig. 1.

Results and discussion

Previously, only the I-V characteristics of the whole device were studied. Typical I-V curves for OBDs are shown in Fig. 2. During the first forward bias scan from 0 to 3 volts, the device shows a very low current in the low-voltage range, indicating the device is in the off state. At a critical voltage (it is 1.5 volts here), the current has a sharp increase of several orders of magnitude, indicating the device has had a transition from the off state to the on state. However, the I-V curve recorded in the second bias scan is totally different from that observed in the first bias scan. Even in the low-voltage range, the device shows very high current, indicating that the device remains in the on state. When the device is switched to the on state, it remains in that state even when the power

is off. The off state can be recovered by applying a reverse bias, which means this kind of device is ideal for memory applications.

When we measured the I -V curves of OBDs, a sweeping voltage was biased between the top Al electrode and bottom Al electrode, and the change in potential of the middle mixed layer is observed at same time. The I-V curves and the changing potential drop on AIDCN layers during the switch-on process of a device are shown in Fig. 3, where triangles represent the I-V curve of the device and circles and squares represent the potential drop of top and bottom AIDCN layer respectively.

In Fig. 3a, the common electrode for biasing and measurement is the top Al electrode, so the potential measured is the voltage drop across the top AIDCN layer (defined as U_{top}). U_{top} increases from 2 mV to 400 mV when the device transitions from the off state to the on state at around 0.9 volts. The potential drop of bottom organic layer (defined as U_{bot}) can be obtained by subtracting U_{top} from the biased voltage. U_{bot} changes very smoothly while sweeping the voltage, but decreases slightly more when the device switches from the off state to the on state. When the device in the off state, almost all the voltage on the device drops on the bottom AIDCN layer, and in the on state, the values of U_{top} and U_{bot} are of the same order and comparable.

In Fig. 3b, the polarity of the scan voltage changed - the common electrode is the bottom Al electrode during the measurement, so U_{bot} is measured and U_{top} is calculated. The device switch-on occurs at the same voltage with Fig. 3a. In order to compare with the curves in Fig. 3a, the bias voltage is scanned from 0 to -2 volts such that the directions of electrical field are the same in Fig. 3a and Fig. 3b. Fig. 3b is almost the

same as Fig. 3a except for small differences, that U_{bot} has no distinct change while U_{top} increases two orders at the transition voltage of the device.

The I-V curve of the middle mixed film strip on a glass substrate is shown in Fig. 4, where the size of the thin film is 10mm by 3 mm. The strip is deposited on glass when the mixed middle layer is deposited on the bottom AIDCN film, so the thickness of the strip is also 200 Å. The I-V curve in Fig. 4 is a perfect straight line, which means the middle mixed layer shows ohmic behavior, and the resistance of the strip is about 79 K Ω . From this, we can see that the conductivity of the mixed middle layer is quite large, the potential measured by wiring out the middle layer is reliable, and the potential drop on the mixed middle layer can be ignored.

Fig. 5 shows the current through the OBD, U_{top} and the resistance of the top and bottom AIDCN layer during switch-on process and on state. In Fig. 5a, during the first sweep (squares), the current through the OBD and the potential drop of the top AIDCN layer increase three orders at the same time sharply when the sweeping voltage increases to 2 volts, and the OBD is switched on. During the second sweep (circles), the OBD remains in the on state, and the current and U_{top} are much higher compared to the off state. It is clear that the changes in current and U_{top} are synchronous in the off and on state. We can get the resistance of the top and bottom AIDCN layer from dividing U_{top} and U_{bot} by the current. The resistance-voltage curves of the top and bottom AIDCN layer calculated from the data of Fig. 5a are shown in Fig. 5b, where the open curves show the resistance change of the top AIDCN layer and solid curves show the change of the bottom AIDCN layer. From Fig. 5b, we can see that when the OBD is in the off state, the resistance of the bottom AIDCN (defined as R_{bot}) is about 5 orders larger than the resistance of the top

AIDCN layer (defined as R_{top}). This is the reason why U_{top} is very small and most of the voltage is dropped at the bottom AIDCN layer in the off state. When the OBD switches from off to on, both R_{bot} and R_{top} decrease sharply, but R_{bot} decreases about 4 orders while R_{top} only decreases 1 order. At the on state, R_{bot} is about 50 times R_{top} , so U_{top} increases sharply during the transition of OBD from the off state to the on state. When the OBD remains in the on state, R_{bot} and R_{top} have no obvious change while sweeping the voltage. From Fig. 5, we know that the decreasing of R_{bot} plays a more important role for the switching of the OBD, and the bottom organic layer of the OBD should be studied more thoroughly in order to understand the mechanism of the OBD.

Although the thickness of the bottom and top AIDCN layers are almost identical, R_{bot} is much bigger than R_{top} at on state and off state. The probable reason is that the interfaces of the two AIDCN layers are different. When the mixed middle layer was deposited on the bottom AIDCN layer, a few Al atoms penetrated the bottom AIDCN layer because of the low deposition rate and the co-deposition with AIDCN, and the interface between the bottom AIDCN and mixed middle layer is not clear. When the top electrode was deposited, lot of Al atoms penetrated in the top AIDCN layer due to the high deposition rate. The morphology of the bottom Al is flatter than the mixed middle layer, which is another reason for the uneven potential distribution. The mixed middle layer plays an important role in the OBD, and we believe the middle mixed layer is nanostructured. The reason for huge decrease of R_{bot} when the device is switched on is probably due to space charges accumulating at the nano-particles in the mixed middle layer. This results in some charges induced in the AIDCN layer near the middle and the conductivity of AIDCN increases.

Based on these results and discussion, a new type of OBD with three terminals was created. Top electrode, bottom electrode and mixed middle layer are the three terminals of the OBD, which act as ground, control and read terminal respectively. Top electrode is just the common electrode for biasing and measuring the voltage; the bottom electrode is used to control the state of the OBD (bias a voltage to switch on/of the device) and bias the small voltage read the state (on/off) of the device, just as shown in Fig. 1a. The readout of the three-terminal OBD is different than the previous two-terminal OBD. A low level voltage (100 mV magnitude at on state and below 1 mV at off state) is needed to measure in order to read the state of the device, while a low level current (1 µA at on state and below 10nA at off state) is needed for the two-terminal OBD. Because a 100mV voltage is easier to measure than a 1 µA current and the fabrication technology for these two kinds of OBD is the same, the three-terminal OBD is more practical.

In order to study the stability of the device at on and off state, a constant small voltage is biased on the device and U_{top} is recorded to monitor the state of the OBD when the OBD stays in the on or off state. Fig. 6 shows the stress test of the on state and off state of a three-terminal OBD biased at 1 volt. The inset of Fig. 6 shows the switch-on process and on state of the device. The switch-on voltage for this three-terminal OBD is 2.0 volts. In Fig. 6, U_{top} at on state is 3 orders bigger than the off state, and it can be seen that there is no significant degradation of the device in either the on or off state during the three-hour stress test, indicative that both states are stable.

In Fig. 7, we present the rewritable data-storage application of three terminal OBD. The device was biased by a multi-step voltage to switch on (write), read, switch off (erase) and read it. The voltage for write, erase and read is 2.5 volts, -1.5 volts and 1 volt

respectively. The ratio of U_{top} in the on and off state is about 10³ during the test. At the beginning, the success ratio of the cycle (write-read-erase-read) is almost 100 %. After 21 hours of continual testing, the device still worked very well, and the ratio was still near 100%, but U_{top} at the off state increased 1.5 orders from 0.1 mV to 10 mV indicating the device degraded during the test since the test was operated in air. It should be noted that the time scale used in Fig. 7 is due to the inherent limitation of the test instrument and program.

Conclusions

In conclusion, we have demonstrated that the potential distribution in the organic bistable device with the organic/metal:organic/organic triple layer structure sandwiched between two metal electrodes is asymmetric. When the device switches from the off state to the on state, the potential drop on the top organic layer has a sharp jump while the potential drop on the bottom organic layer has small change. The reason is that the resistance of the bottom organic layer decreases several orders when the device is switched on. A novel three-terminal organic bistable device is proposed. The stress test and cyclic read-write-erase test of the device shows that the device has pretty good stability at the off and on states, and also have a stable rewritable feature. The detailed operating mechanism is under further study.

References

- 1. K. Takimoto, H. Kawade, E.Kishi, K. Yano, K, Sakai, K. Hatanaka, K. Eguchi, and T. Nakagiri, Appl. Phys. Lett., 61, 3032 (1992)
- Yu. G. Kriger, N.F. Yudanov, I.K. Igumenov, and S.B. Vashchenko, J. Struct.
 Chem. 34, 966 (1993)
- 3. R. S. Potember and T.O. Poehler, Appl. Phys. Lett., 34, 405 (1979)
- 4. H.J. Gao, K. Sohlberg, Z.Q. Xue, H.Y.Chen, S.M. Hou, L.P. Ma, X.W.Fang, X.W. Fang, S.J. Pang, and S.J. Pennycook, Phys. Rew. Lett. 84, 1780 (2000)
- L.P.Ma, J.Liu and Y.Yang, PCT US 01/17206, United States Application No. 10/399,586
- 6. L.P.Ma, J.Liu and Y.Yang, Appl. Phys. Lett. 80, 2997 (2002)
- 7. L.P.Ma, J.Liu, S. Pyo, and Y.Yang, Appl. Phys. Lett. 80, 362 (2002)
- 8. L.P. Ma, S.M. Pyo, J. Ouyang, Q. Xu and Y. Yang. Appl. Phys. Lett. 82, 1419 (2003)
- 9. A. Bandyopadhyay and A. J. Pal, Appl. Phys. Lett. 82, 1215 (2003).
- H. S. Majumdar, A. Bandyopadhyay, A. Bolognesi, and A. J. Pal, J. Appl. Phys. 91, 2433 (2002).
- 11. D. M. Taylor and C. A. Mills, J. Appl. Phys. 90, 306 (2001).

Figure captions

Figure 1. A diagram of OBD with a co-evaporated middle layer and the measurement setup (a), and the chemical structure of AIDCN (b). V_{bias} means the voltage biased on the OBD, V_{meas} means the voltage measured.

Figure 2. I-V characteristics of an OBD recorded during the switching on process and the on state.


Figure 3. The I-V curves and the change of the potential drop on AIDCN layers during the switching-on process of the OBD. The common electrode is the top Al electrode in figure 3(a) while the common electrode is the bottom Al electrode in figure 3(b).

Figure 4. I-V characteristics of the mixed middle thin film on a glass substrate with a size of 10 mm by 3 mm and thickness of 200 Å.

Figure 5. (a) I-V curve of the OBD, and potential drop of the top AIDCN layer during sweeping from 0 to 3 volts during the switch-on process and in the on state; (b) The change of the resistance of top and bottom AIDCN layer during the switch-on process and in the on state.

Figure 6. Stress test of the on and off states of a three-terminal OBD biased at 1 volt. Inset shows the potential drop across the top AIDCN layer during the switch-on process and in the on state of the device.

Figure 7. Cyclic write-read-erase-read test of the three-terminal OBD. The upper curve is the voltage biased on the device and the bottom curve is the potential drop across the top AIDCN layer of the device. The voltage for write, erase and read is 2.5 volts, -1.5 volts and 1 volt. In order to use a logarithmic axis for the potential drop across the top AIDCN layer, the current of erasing process is an absolute value. Fig. 7a is the beginning of the cyclic test while Fig. 7b is that recorded after 21 hours of continual testing.






FIG. 1




FIG. 2





FIG. 3a






FIG. 4




FIG. 5a




FIG. 5b




FIG. 6





FIG. 7a



Initial Information Data Sheet

INVENTOR INFORMATION

Inventor One Given Name:: Yang Family Name:: Yang

Postal Address Line One:: 6531 Boelter Hall Los Angeles

State or Province::

Postal or Zip Code::

City of Residence::

State or Prov. of Residence::

California

California

Country of Residence::

Citizenship Country::

US

US

Inventor Two Given Name::

Jun

Family Name:: He
Postal Address Line One:: 653

Postal Address Line One::

City::

State or Province::

Postal or Zip Code::

6531 Boelter Hall

Los Angeles

California

90095

City of Residence::

State or Prov. of Residence::

California

Country of Residence:: US

Citizenship Country:: Peoples Republic of China

Inventor Three Given Name:: Liping Family Name:: Ma

Postal Address Line One:: 6531 Boelter Hall Los Angeles

State or Province::

Postal or Zip Code::

City of Residence::

State or Prov. of Residence::

California

California

Country of Residence:: US

Citizenship Country:: Peoples Republic of China

CORRESPONDENCE INFORMATION

Name Line One::

Address Line One::

Address Line Two::

David J. Oldenkamp, Esq.

Shapiro & Dupont LLP

233 Wilshire Boulevard

Address Line Two::

City::

Suite 700

Santa Monica

State or Province:: CA
Postal or Zip Code:: 90401

Telephone:: (310) 319-5411 Fax:: (310) 319-5401 **APPLICATION INFORMATION**

Three-Terminal Organic Memory Devices Provisional Title Line One::

Application Type::
Docket Number:: 0180.0064

REPRESENTATIVE INFORMATION

Registration Number:: 29,421